Deep expertise in Universal Verification Methodology (IEEE 1800.2) for FPGA verification
SkillScore86Maintained
Automatic
◆QA & Test Engineering pack
Last verified 8/29/2026
What it changes
Passed 19 of 22 test cases with the skill, and 16 of 22 without it.
Without skill73%
With skill86%
Checks it passed that the model alone missed
The class extends uvm_sequence_item.
The top environment class extends uvm_env.
Virtual interfaces are retrieved using uvm_config_db.
and 4 more in the full report
3 fixed16 passed either way3 still failing0 broke
Pass-rate lift
+14 pp
Tokens
+26%
Agent turns
0%
Response time
+26%
Model gemini-3.6-flashMeasured 8/29/2026v119 of 22 cases passed with skill
Tokens, turns and time describe resource use, not a dollar price.
See it in action
One of 3 test cases the skill fixed. Same model, same prompt, with and without the skill.
1 of 3
Prompt
Please provide a SystemVerilog testbench environment structure for an AHB slave module, including the top environment class, a reference-checking scoreboard, and functional coverage tracking.
What was checked, without and with the skill
Checked
Without skill
With skill
The top environment class extends uvm_env.
Missed
Passed
Components are instantiated using the UVM factory create method.
Missed
Passed
Virtual interfaces are retrieved using uvm_config_db.
Missed
Passed
case-01 · gemini-3.6-flash · 8/29/2026 · answers are capped and redacted
What's inside
The instructions your model reads when the skill loads.
SKILL.md60 linessingle file
UVM Methodology Skill
Overview
Expert skill for Universal Verification Methodology (UVM) development following IEEE 1800.2 standards for comprehensive FPGA verification.